



FIG 1
Prior Art



*) $\Delta\phi$ is a phase jump which occurs when the delay generator is changed over.

**FIG 3**

Transistors: T1, T2, T3, T4, T5, T6, T7, T8, T10, T11, T12, T13, T14, T15

Capacitors: C1, C2, C3, C0, C0q, C2q, C1q, C3q

Resistors: R1, R2, R3, R4, R5, R6

Nodes: U0, U1, U2, U3

PROPOSED SYSTEM




FIG 5




FIG 6




FIG 7




FIG 8




FIG 9




FIG 10

	45°-135°	135°-225°	225°-315°	315°-405°
S0	0	0	0	1
S1	0	1	0	0
S2	1	0	0	0
S3	0	0	1	0
U0 (POSITIVE OUTPUT FROM SDiff1)	POSITIVE	LOW	NEGATIVE	high
U1 (POSITIVE OUTPUT FROM SDiff2)	high	NEGATIVE	LOW	POSITIVE
U2 (NEGATIVE OUTPUT FROM SDiff1)	NEGATIVE	high	POSITIVE	LOW
U3 (NEGATIVE OUTPUT FROM SDiff2)	LOW	POSITIVE	high	NEGATIVE
G1 (GAIN OF SDiff1)	+1	0	-1	0
G2 (GAIN OF SDiff2)	0	-1	0	+1